### Functional Programming Abstractions for Weakly Consistent Systems

#### KC Sivaramakrishnan

Final Examination

# Outline

- Motivation
- Thesis
- Contributions
  - Aneris : A cache-coherent runtime on non-cachecoherent architecture
  - **RxCML** : A prescription for safely relaxing synchrony
  - Quelea : Declarative programming over eventually consistent memory
- Conclusions





 $\sim 2^3$  cores



 $\sim 2^4$  cores



 $\sim 2^0$  to  $2^{10+}$  cores

 $\sim 2^6$  cores



#### Memory Consistency Model



Replication, Coherence, Asynchrony, Partial failures, Heterogeneity,

. . . . . .







## Strong Consistency on Multicore



- Caches improve memory access latency
  - Conflict with Multi-processing
- Hardware Cache Coherence → Strong consistency
  - DRF programs are sequentially consistent
- Coherence mechanisms have become the **bottleneck** 
  - Power requirements
  - Complexity of coherence hardware
  - Storage requirements of cache meta-data
  - Heterogeneity : GPUs + FPGAs + Co-processors, etc,.

#### Rise of Non-cache-coherent Hardware







Intel SCC

Xeon Phi

Runnymede

- Hardware support
  - No coherence  $\leftarrow \dots \rightarrow$  coherence islands
- Programmer's view
  - No sequential consistency!
  - MPI, TCP/IP, RDMA, etc,.

## Consistency in the Cloud



- Distributed stores:
  - Shared memory abstraction for the cloud
  - Geo-replication → minimizing latency, tolerate partial failures, availability
- CAP Theorem<sup>[1]</sup> → No highly available, partition tolerant system can provide strong consistency
- *Live with eventual consistency!*

- 2 distinct concerns
  - Consistency  $\rightarrow$  *when* updates become visible



- 2 distinct concerns
  - Consistency  $\rightarrow$  *when* updates become visible



- 2 distinct concerns
  - Consistency  $\rightarrow$  *when* updates become visible



- 2 distinct concerns
  - Consistency  $\rightarrow$  *when* updates become visible
  - Convergence → how conflicting updates are resolved



- 2 distinct concerns
  - Consistency  $\rightarrow$  *when* updates become visible
  - Convergence → how conflicting updates are resolved





## Key Observation



- *Mutation of shared state* causes weak consistency issues
- *Tame shared state mutation* → mitigate weak consistency issues
- Functional programming
  - Mutations are rare and explicit!

## Thesis



Non-cache-coherent Multicore

ISMM '12, MARC '12, JFP '14

PADL '14

System

In submission to PLDI '15  $\,$ 

consistent data store

### Aneris : Coherent Shared Memory on the Intel SCC

#### **Cache Coherent**

Intel SCC

#### **Cluster of Machines**







- Shared memory
- Software Managed Cache-Coherence (SMC)



- Distributed programming
- RCCE, MPI, TCP/IP
- Release consistency + RDMA

*Can we program SCC as a cache coherent machine?* 

# Intel SCC: Programmer's View

| No cache coherence       | Software managed cache          |
|--------------------------|---------------------------------|
| (caching disabled)       | coherence (release consistency) |
| Shared memory (off-chip) |                                 |



#### Context: MultiMLton on the Intel SCC

- Parallel extension of MLton
  - A whole-program, optimizing Standard ML compiler
  - Immutability is default, mutations are explicit
- Concurrency model Asynchronous CML



- Collectors
  - LC, PRC, SMC

# Local Collector (LC)

- Thread-local heap  $\rightarrow$  Circumvent the need for coherence
- No access to remote core-private memory → no need for cache coherence
   Can we
- Requires both read and write memory eliminate this
  - Write barrier *globalizes*; read barrier handle overhead? *pointers*



# Procrastinating Collector (PRC)

- Exploits concurrent functional nature of programming language
  - − SML (Mostly functional) → Mutations are rare
    - Write barriers << read barriers
  - ACML  $\rightarrow$  Lots of concurrency
- Eliminate read barriers completely
  - Mutator must never encounter forwarding pointers
- (Rare) Write barriers are more expensive
  - 1. Immutability: Globalize immutable objects by making a copy.
  - 2. Dynamic shape analysis: for objects completely in minor heap, globalize and perform minor local GC
  - 3. Procrastinate: Other objects, suspend threads instead of globalization

## Software-managed Coherence (SMC)

• Mutability information + software coherence support



• Integrate cache control instructions into memory barriers

## Results



- PRC(SMC) 23%(33%) faster than LC @ 48 cores
- 99% of the memory accesses in SMC are cacheable!

## Aneris : Conclusion

- Concurrent FP language and runtime can effectively mask non-cache-coherence
  - 1. Utilize thread-local heap architecture to circumvent the absence of coherence
  - 2. Utilize mutability information to optimize for memory/cache hierarchy
  - 3. Trade concurrency for minimizing GC overheads

#### RxCML



Synchronous communication =
 atomic { data transfer +
 synchronization }



synchrony

latency

Can we discharge synchronous communications asynchronously and ensure observable equivalence?

Formalize:

$$[\![\operatorname{send}\,(c,v)]\!]k \equiv [\![\operatorname{asend}\,(c,v)]\!]k$$
 Implement:

Distributed Concurrent ML on MultiMLton (Speculative execution)

#### Concurrent ML



• • •





Cyclic dependence  $\Rightarrow$  divergent behavior

#### Formalization



## Implementation

- Dependence graph  $\equiv$  Axiomatic execution
  - WF check before observable actions
  - Ill-formed? Rollback and re-execute non-speculatively Progress!
- Channel consistency
  - Channel state *replicas* at each site
  - Preserve CML semantics Strong consistency!
  - *Recover strong consistency using speculative execution*
- Mutable references
  - Cross-site references are prohibited
  - Checkpoint  $\rightarrow$  *local continuation capture* + *communication log*

#### Results

• Benchmark: Optimistic OLTP & P2P Collaborative editing



5.8X faster than sync1.4X slower than async@ 48 clients



Rx-CML → efficient abstraction over high-latency distributed systems!

## RxCML : Conclusion



# Quelea

- PL support for working with eventually consistent data stores
- Problems with existing eventually consistent data stores
  - 1. Consistency
    - Basic eventual, session guarantees, timeline, causal, sequential, recency, bounded staleness, etc. + Transaction isolation levels!
  - 2. Convergence
    - LWW register, grow-only counter, and a few more.
    - Lack primitives for operation composition
- Goals
  - 1. Automatically map application-level consistency to store-level consistency
  - *2. Let the programmer describe their own Replicated Data Types (RDTs)*

# Quelea: Convergence

- RDT specification language
  - Object state  $\rightarrow$  trace of operation *effects* 
    - Trace only-grows
    - No destructive updates  $\rightarrow$  conflicts preserved!
  - Operations  $\rightarrow$  reduction over trace
    - Update conflicts are resolved in the operations



# Quelea: Consistency

- Contract language
  - Express fine-grained app-level consistency

- A contract enforcement system assigns correct consistency level
  - Describe store semantics in the *same* contract language

$$\Delta \vdash \psi_{store} \Rightarrow \psi_{op}$$

• *Decidable*  $\rightarrow$  Automatically discharged with the help of SMT solver.

## Bank Account RDT

- Goal
  - deposit, withdraw and getBalance
  - Balance  $\geq = 0$
- Effects

```
data Acc = Deposit Int | Withdraw Int | GetBalance
getBalance :: [Acc] \rightarrow () \rightarrow (Int, Maybe Acc)
getBalance hist _ =
  let res = sum [x | Deposit x ← hist]
              - sum [x | Withdraw x \leftarrow hist]
  in (res, Nothing)
withdraw :: [Acc] \rightarrow Int \rightarrow (Bool, Maybe Acc)
withdraw hist v =
  if sell \ getBalance hist () > v
  then (True, Just $ Withdraw v)
  else (False, Nothing)
```

38

#### Bank Account Contracts

• Balance >= 0 Effect of current operation

*– Any two withdraw operations must be totally ordered* 

 $\psi_{w}(\hat{\eta}) = \forall (a : Withdraw). sameobj(a, \hat{\eta}) \Rightarrow vis(a, \hat{\eta}) \lor vis(\eta, a) \lor a = \hat{\eta}$ 

*– A get balance operation witnessing a withdraw must witness all its visible deposits* 



$$\psi_{gb}(\eta) = \forall (a: \text{Deposit}), (b: \text{Withdraw}).$$
  
$$vis(a, b) \land vis(b, \eta) \Rightarrow vis(a, \eta)$$

$$\psi_d(\hat{\eta}) = \mathsf{true}$$

## Implementation



Support for



- Performance evaluation
  - Amazon EC2 + Cassandra cluster + Quelea shim layer
- Bank account
  - deposit  $\rightarrow$  EC, withdraw  $\rightarrow$  SC, getBalance  $\rightarrow$  CC
  - Compared to all operations tagged SC, Quelea had
    - 1DC  $\rightarrow$  40%(139%) lower(higher) latency(throughput)
    - 2DC → 86%(618%) lower(higher) latency(throughput)

# Quelea: Conclusions

- PL support for eventual consistency
  - Convergence
    - Grow-only trace of effects
    - Reductions resolve conflicts
  - Consistency
    - Contract language for declarative reasoning
    - SMT solver for contract classification
- *Realized on top of off-the-shelf stores!*

# Summary

Functional programming abstractions simplify scalable concurrent programming under weak consistency



- Immutability
  - Eliminating read barriers
  - Cached shared heap
- Mostly functional nature
  - Small shared heap

- Explicit comm.
  - simplifies formal reasoning
  - tractable dep. graph
- Checkpoint
  - Save current continuation & ignore heap

- No destructive updates
  - Sequential reasoning for eventually consistent RDTs

### Publications

- Aneris
  - − JFP 2014 → MultiMLton language and runtime system
  - ISMM 2012  $\rightarrow$  Local & Procrastinating collectors
  - MARC 2012  $\rightarrow$  Software managed coherence
    - Best paper award
- RxCML
  - PADL 2014
- Quelea
  - In submission to PLDI 2015



# Thank you!